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Colored noise can be generated by filtering of the white noise. It is a simple task. However, it becomes chal-
lenging if high operating speed of the generator is required. The realization of digital filter generally requires one
multiplication per coefficient. Therefore, a high operating speed is achieved only with the cost of several general-
purpose multipliers. In this paper, a multiplierless realization of the colored noise generator is proposed. It is based
on the filtering of 1-bit random signal by a finite impulse response filter. The design of the generator is described
and its implementation is considered. Furthermore, an application is described in which the proposed generator is
used in mitigation of undesired effects caused by nonlinearities in an analog to digital converter.
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Implementacija digitalnog generatora obojenog šuma bez množila. Obojeni šum može se generirati filtri-
ranjem bijelog šuma. To je jednostavan postupak. Meutim, on postaje izazovan ako se od generatora traži velika
brzina rada. Realizacija digitalnog filtra u pravilu zahtijeva jedno množenje po koeficijentu. Zato se velika brzina
rada može postići samo uz cijenu većeg broja množila opće namjene. U ovom radu predložena je realizacija gener-
atora obojenog šuma koja ne sadrži množila. Ona se temelji se na filtraciji 1-bitnog slučajnog signala pomoću filtra
s konačnim impulsnim odzivom. Opisano je projektiranje generatora te je razmotrena njegova implementacija.
Nadalje, opisana je primjena u kojoj je predloženi generator iskorišten za smanjivanje utjecaja nelinearnosti u
analogno digitalnom pretvorniku.
Ključne riječi: generator šuma, obojani šum, generator podrhtavanja, analogno digitalni pretvornik, ADC, imple-
mentacija bez množila, programabilna logička polja, FPGA
1 INTRODUCTION
Noise generators are widely used in evaluation of trans-
mission systems and in mitigation of undesired effects
caused by nonlinearities. These applications set different
requirements on the generator design. The former requires
high performance Gaussian noise generators [1–4] or gen-
erators with arbitrary distributions [5]. On the other hand,
simplicity of the design is preferred in the latter.
The mitigation of undesired effects caused by non-
linearities is based on the technique called dithering [6].
Dithering is often used to increase spurious free dynamic
range (SFDR) of analog to digital converters (ADCs) [7],
[8]. In such an application, a wideband noise is added to
converter’s input signal to randomize the error caused by
nonuniform distribution of quantization levels. Clearly, a
noise added at the converter’s input reduces the signal to
noise ratio (SNR). It is often acceptable because the gain
achieved in SFDR is larger than the loss in SNR [6]. How-
ever, significant loss in SNR is not tolerated in many ap-
plications such as in high dynamic-range radio receivers.
In a receiver, the loss in SNR increases the noise floor and
thus decreases the sensitivity [9], [10]. To avoid it, the
noise is added only in the frequency band which is not oc-
cupied by the signal of interest. The band occupied by the
noise is typically placed around zero or the Nyquist fre-
quency [11], [12].
The noise with a specified power spectral density can
be obtained by filtering of the white noise [13]. It is a sim-
ple task. However, it becomes challenging if the simplicity
of the noise generator is of major importance.
The research in the design of colored noise generators
has been focused on the filters with infinite impulse re-
sponse, as in [14–16]. The approach based on the filter
banks has also been proposed [17]. On the other hand,
the finite impulse response (FIR) filters are often consid-
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Fig. 1. Fibonacci linear feedback shift register.
ered impractical for the use in colored noise generators.
Their realizations require high number of multiplications
per processed sample. A high-speed implementation is
therefore possible only with the cost of many general-
purpose multipliers.
In this paper, we propose the design of a colored noise
generator, which is based on filtering of 1-bit random sig-
nal by an FIR filter. The filtering is performed via multi-
plierless structure, resulting in a low complexity and high-
speed implementation. The random signal is generated by
a linear feedback shift register (LFSR).
The paper is organized as follows. In Section 2 some
well-known facts of the LFSR are briefly summarized and
the motivation for this work is given. The multiplierless
realization of the proposed colored noise generator is de-
scribed in Section 3. Section 4 discusses the choice of filter
coefficients. Section 5 considers practical aspects of imple-
mentation. Finally, Section 6 describes the application in
which the proposed generator is used to increase the SFDR
of a high performance ADC.
2 FIBONACCI LFSR
Fig. 1 shows basic hardware implementation of the Fi-
bonacci LFSR [18]. The circuit consists of a shift register
whose input is fed by a combinatorial function of the pre-
defined register taps. The combinatorial function is usu-
ally described by a mod-2 polynomial whose coefficients
are 1 for the taps included in the feedback and 0 otherwise.
Since the number of register states is finite, the sequence
of the states is periodic. The period is determined by the
register length, L, and by the used polynomial. For a given
L, at least one polynomial exists which ensures maximum
possible sequence length of 2L−1 states. Such polynomi-
als can be found in [19].
A common use of the Fibonacci LFSR is the generation
of 1-bit (pseudo) random signal. Such a signal is taken
from one of the taps, for example b1. For a maximum-
length polynomial, each sequence period contains 2L−1−1
zeros and 2L−1 ones. Apparently, for a large L, the dis-
tribution of b1(n) can be considered uniform. The power
spectral density of b1(n) is flat.
Fig. 2. Magnitude response of FIR filters whose impulse
responses are decreasing sequences of powers of two, nor-
malized to |H(ej0)| = 1.







Assuming B < L, y(n) contains uniformly distributed
integers from the interval [0, 2B−1]. However, its
power spectral density is not flat. Namely, since





b1(n− k + 1)2B−k (2)
Expression (2) is recognized as the convolution
b1(n+ 1) ∗ h(n) where h(n) is the impulse response





Fig. 2 shows the magnitude response of this filter for
B = 2, 3 and 10, normalized to |H(ej0)| = 1. Clearly, the
response is not flat. Since it determines the power spectral
density of y(n), this signal is a colored noise.
This trivial example inspired us to investigate the sys-
tems in which 1-bit random signal is filtered by the FIR fil-
ter with an arbitrary impulse response. The structure suit-
able for the implementation of such systems is discussed in
the next section. It is followed by the section considering
the choice of the filter coefficients that result in a desired
spectral density and approximately Gaussian distribution.
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3 REALIZATION OF COLORED NOISE GENER-
ATOR
The coefficients of the filter in (3) are decreasing pow-
ers of two. Therefore, filtering of a 1-bit signal is im-
plemented without any hardware, simply by taking N -bit
word from the LFSR. On the other hand, if the filter coeffi-
cients are arbitrary numbers, some components should be
added.






A well-known implementation of the filter in (4) is based
on the direct form structure [20]. This structure contains
N+1 general-purpose multipliers and N adders. In our
case, the input signal is 1 bit wide and the multipliers can
be replaced by two-input multiplexers, switching between
two possible products.
To avoid DC component in the input signal we formed
the signal with the values −1 and 1. Such a signal can be
obtained from b1(n) as 2b1(n)−1. The output of the filter








The multiplierless structure for filtering random signal
with values −1 and 1 is shown in Fig. 3. It requires one
adder and one two-input multiplexer per filter order. Only
one shift register is required since it is shared between the
filter and the LFSR.
A similar structure implemented in analog technique,
with adders built with operation amplifiers, was presented
in the sixties [21]. In the paper referred to, the system










ak, k = 0, 1, . . . , N (6)
which are the sequences of independent identically dis-
tributed random variables. Therefore, as a consequence
of the central limit theorem, y(n) has the Gaussian distri-
bution for N → ∞. However, the question arises what
is the distribution of y(n) for a finite N . The sequences
Fig. 3. Direct form structure for filtering random signal
with values −1 and 1.
in (6) have Bernoulli distributions with p ≈ 0.5. There-
fore, for an N that is not sufficiently large, the distribution
of y(n) might significantly differ from the Gaussian dis-
tribution. Moreover, for a small N the distribution might
become bimodal or multimodal, which is not acceptable in
noise generators.
The implementation of FIR filter shown in Fig. 3 is
made by using a finite precision arithmetic, that is, with
ak being chosen from a finite set of values. It allows us
to calculate the exact distribution of y(n). For b1(n) taken
from an L-bit LFSR, the probability of 1 is given by
p =
2L−1
2L − 1 (7)
The distribution of xk(n) in (6) contains the values
p1 = 1−p and p2 = p at the position −ak and ak if
ak > 0, or p1 = p and p2 = 1−p if ak < 0, as shown in
Fig. 4. For ak = 0, the distribution contains only the value
of 1 placed at x = 0, and 0 otherwise. Since y(n) is the
sum of xk(n), k = 0, 1, ..., N , the distribution of y(n) is
obtained as the convolution
Py(x) = P0(x) ∗ P1(x) ∗ P2(x) ∗ · · · ∗ PN (x) (8)
where Pk(x) are the distributions of xk(n), k = 0, 1, ..., N
[22].
Let us assume that the adders in Fig. 3 operate with S
bits long words. Using two’s complement representation,
their operating range covers the values for x from the inter-
val [−2S−1, 2S−1−1]. To prevent wrapping of the result in
the last adder, the sum of the absolute values of all coef-
ficients ak should be less than or equal to 2S−1−1. Start-
ing from the real valued samples of the impulse response,
hk, k = 0, 1, ..., N , filter coefficients are obtained as






, k = 0, 1, . . . , N
(9)
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Fig. 4. Distribution of random signal with values −ak and






and due gives the smallest integer equal to or greater than
u. Using ak in (9) the lowest negative value of −2S−1 is
never reached. It is convenient since the interval of possi-
ble values of the final sum is symmetric around zero.
The simplest way for obtaining the convolution in (8)












The length of Pk(x), k = 0, 1, ..., N , is 2S . Therefore,
the lengths of partial convolutions in (11) increase in each
step by 2S−1. However, using ak in (9), the partial con-
volutions including the final result have zero values for
x /∈ [−2S−1, 2S−1−1]. Therefore, after a partial convolu-
tion in (11) is calculated, it should be truncated by remov-
ing 2S−1 samples from the beginning and 2S−1−1 samples
from the end. The result of the truncation is then used to
calculate the next partial convolution.
As shown in (5), y(n) is obtained by adding or subtract-
ing the coefficients ak, which are odd and even integers. If
the number of odd coefficients is odd, y(n) is also odd. On
the other hand, if the number of odd coefficients is even,
y(n) is even. This fact can be easily observed in Py(x),
which always takes the value of 0 for all even or for all
odd values of x. This problem can be solved by truncating
the least significant bit from the result of the last addition,
thus obtaining the output data width of S−1 bits. The dis-
tribution of the truncated signal can be easily obtained as
Pout(xout) = Py(2xout) + Py(2xout + 1) (12)
where xout ∈
[




The filter order N should be sufficiently large to allow
the filter design to meet the specified magnitude response.
In addition, N should be sufficiently large to ensure that
Fig. 5. Distributions of output noise of proposed genera-
tor obtained for lowpass filters of 32nd order with cutoff
frequencies ωc = 0.1π, 0.2π, . . . , 0.8π.
the amplitude distribution of the output signal approxi-
mates the Gaussian distribution with an acceptable error.
Clearly, the stronger of these two requirements should be
applied. The design of the noise generator starts with the
design of the filter with the required response. Then, the
distribution is determined using the procedure described in
Section 4.1. If the distribution does not meet the require-
ments,N is increased and the design procedure is repeated.
FIR filters are widely used because they allow the linear
phase response, which is obtained for a symmetric impulse
response. However, in our design only the magnitude re-
sponse is important. Moreover, better approximation of the
Gaussian distribution is expected if the filter coefficients
are spread between their minimal and maximal values, in-
stead of appearing in pairs of equal values. Therefore, we
used a nonlinear phase filter design. In particular, we cal-
culated the filter coefficients hk, k = 0, 1, ..., N , using the
function firlpnorm, which is a part of MATLAB [23].
We made several experiments with various filters. As
expected, better approximation of the Gaussian distribu-
tion was achieved for larger N . Furthermore, a large N
was needed for large output resolution, that is, for a large
S. Clearly, there is no straightforward estimation of the
necessary filter order. Therefore, a few trials are usually
needed before the satisfactory distribution is obtained.
If bandlimited noise is required, a selective filter is
used. In practice, selective filters usually have the orders
higher than 30. Such orders are also high enough to en-
sure decent distributions in most cases. Fig. 5 shows the
distributions of the output noise of the proposed genera-
tor, obtained for the lowpass filters of the 32nd order, with
cutoff frequencies from ωc = 0.1π to ωc = 0.8π in steps
of 0.1π, and the transition bands of 0.1π. The filters were
obtained by the function firlpnorm, resulting in about 1 dB
of the passband and 50 dB of the stopband ripple. The
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output resolution of 12 bits was chosen, what required 13
bits wide adders. A 32-bit LFSR was used as the generator
of the input signal. It is clear from the figure that all dis-
tributions obtained approximate the Gaussian distribution.
However, they differ in variance, which is not directly con-
trolled in the proposed design.
5 PRACTICAL CONSIDERATIONS
The structure in Fig. 3 contains a long combinatorial
function, which includes the entire chain of adders. To
achieve proper functionality at a high-frequency system
clock, the circuit should be pipelined. The highest speed
is achieved if the pipeline registers are inserted between all
adders, as shown in Fig. 6. The delays introduced between
the adders should also be introduced in signals bk(n). It
can be easily accomplished by shifting the connection of
multiplexers from tap bk to tap b2k−2 for k > 2.
For a given set of filter coefficients, the lengths of the
adders in Fig. 3 can be optimized. The first adder operates
with the coefficients a0 and a1. Therefore, the absolute
value of the largest sum is |a0|+|a1|, requiring the adder
of dlog2(|a0|+|a1|)e+1 bits. The value of 1 is added since
the coefficients in the filter are represented using two’s
complement. Generally, the length of the adder following









+1, k = 2, . . . , N+1 (13)
The same approach can be applied to obtain the widths of
the adders and registers in pipeline structure in Fig. 6.
The circuits in Fig. 3 and Fig. 6 can be further sim-
plified by rearranging the filter coefficients. Namely,
filter’s magnitude response is not changed if the im-
pulse response is reversed in time. Therefore, the order
of ak, k = 0, 1, . . . , N , that minimizes the total adders’
length should be used.
As shown in Section 4.1, the coefficients
ak, k = 0, 1, . . . , N , are obtained by truncation of
the real valued coefficients hk to the length of S bits. Such
a truncation deteriorates the frequency response of the
original filter. Therefore, S should be chosen high enough
to ensure an acceptable frequency response. However,
a high S results in a high output word length of S−1
bits. Therefore, the output samples are often additionally
truncated to the length of D < S−1 bits, to meet the
requirements of the application at hand. Note that such
a truncation adds quantization noise. Since this noise is
uniformly spread along the Nyquist band, it increases but
it does not change the original shape of the output power
spectral density. However, D should be chosen high
enough to ensure an acceptable increase.
Fig. 6. Pipelined direct form structure for filtering random
signal with values –1 and 1.
The structure in Fig. 6 is suitable for efficient imple-
mentation on various platforms. However, further modi-
fications are possible to tailor the circuit for the platform
at hand. For example, the multiplexers used for select-
ing the positive or negative coefficients may be omitted if
adder/subtractor circuits are used instead of simple adders.
Note that both solutions are suitable for the implementa-
tion on field programmable gate arrays (FPGAs) because
they can be mapped in the look-up-table (LUT) resources
of the full adders. Moreover, the flip-flops used for pipelin-
ing are usually included in the slices which realize the
adders, what results in a compact circuit.
6 APPLICATION OF NOISE GENERATOR
Modern ADCs exhibit excellent dynamic perfor-
mances. For example, the SFDR of up to 90 dBc [24]
is achieved for signals approaching converter’s full scale.
Unfortunately, with the decrease of the input signal, the
SFDR also decreases (see, for example, Fig. 21 in [24]).
It is a consequence of the spurs, which in ADCs do not
significantly decrease with the decrease of the input sig-
nal. Operational amplifiers and other components sur-
rounding the ADC behave differently. Their SFDRs re-
main the same or even increase with the decrease of the in-
put signal. Therefore, any improvement obtained in ADC’s
SFDR pays off.
The spurs in an ADC depend on the distribution of bad
codes in ADC’s transfer function [11]. Adding a random
signal into the ADC’s input randomizes the addressing of
these codes. In frequency domain it results in spreading
of discrete spurs along the entire Nyquist band and, conse-
quently, in improving the dynamic performances. Such an
approach is effective in dealing with small, as well as with
large scale nonlinearities, which are both present in ADC’s
transfer functions [11].
Many systems for digital signal processing deal with
signals whose bands do not occupy the entire Nyquist
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Fig. 7. Front end of high dynamic system for digital processing of continuous-time signals.
band. Such is the case in spectral analyzers which rarely
use the band around zero. On the other hand, the radio
receivers simultaneously process only a limited number
of channels. Moreover, the band around the Nyquist fre-
quency is beyond of interest in both systems because it is
usually covered by the transition band of the antialiasing
filter. Clearly, these systems are suitable for the use of col-
ored noise playing the role of dither signal. The following
text describes the application in which a lowpass dither is
used.
6.1 Analog Front End
Fig. 7 shows the front end of a high-dynamic system for
digital processing of continuous-time signals. Analog to
digital path consists of digital step attenuator (ATT) [25],
input amplifier, transformer and high performance analog
to digital converter ADS5542 [24]. Dither signal is in-
jected into the transformer. We used a similar system as
the front end of a high dynamic radio receiver described
in [10]. In the paper referred to, an analog filter was used
for coloring the noise. Here we use the noise genera-
tor described in previous sections. The digital part of the
noise generator is implemented on a Spartan-3 FPGA de-
vice XC3S1500-4FG676 [26]. It is followed by digital to
analog converter DAC902 [27] and the corresponding am-
plifier.
The circuit in Fig. 7 is used for processing signals
with a dynamic range of more than 120 dB. To achieve
such performances the circuit’s layout should be performed
carefully, with shielding to prevent crosstalk from digital to
analog part of the system.
Fig. 8 shows the prototype of the analog front end. The
entire circuit from Fig. 7 except the FPGA device is placed
on a single two-layer printed circuit board together with the
Fig. 8. Prototype of front end of high dynamic system for
digital processing of continuous-time signals (top shield
removed).
corresponding power supplies. The crosstalk from digital
subsystem in the prototype is obtained below the level of
−127 dBFS.
6.2 Implementation of Dither Generator
In the design of dither generator three issues have to
be addressed: the bandwidth within which the noise is in-
jected into the ADC, the level of the injected signal, and
the overall noise level within the band of interest. In this
example, the noise is injected within the band |ω| ≤ 0.1π,
assuming the signal of interest occupies the rest of the
Nyquist band. Therefore, the generator implements a low-
pass filter. The shape of the power spectral density of the
injected noise is not critical. Therefore, any lowpass ap-
proximation with reasonable wide transition band can be
used.
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Fig. 9. Magnitude response of 75th-order filter with 17-bit
coefficients, which is implemented in noise generator.
Table 1. Coefficients of filter used in implemented noise
generator
ak, k = 0, . . . , 75
−30, −33, −49, −69, −93, −121, −151, −183, −215, −247,
−277, −302, −320, −330, −329, −316, −289, −248, −191,
−119, −33, 64, 172, 286, 404, 520, 630, 728, 810, 870, 904, 909,
881, 818, 719, 584, 415, 215, −13, −264, −531, −810, −1091,
−1369, −1636, −1885, −2110, −2306, −2468, −2593, −2678,
−2723, −2728, −2694, −2625, −2524, −2394, −2242, −2071,
−1888, −1698, −1506, −1316, −1133, −959, −799, −653,
−523, −410, −314, −233, −167, −116, −76, −46, −34
Dealing with high-scale nonlinearities requires high-
level dither signals. Unfortunately, a high level dither de-
creases the maximum range of the input signal. Therefore,
the level of the dither is a tradeoff between the decrease of
the input range and the improvement achieved in SFDR. In
this application we assume that the decrease of input range
of 1 dB is acceptable.
Digital noise generator described in previous section




thus covering all codes of a D-bit digital to analog con-
verter. The amplifier following DAC, shown in Fig. 7, is
designed to provide the noise voltage of 2 Vpp. The dif-
ferential input voltage of the ADC is 2.3 Vpp, which corre-
sponds to 1.15 Vpp at the primary coil of the transformer.
The decrease of input dynamic range of 1 dB is there-
fore achieved for dither signal of 0.13 Vpp. Such dither
signal is obtained by the divider with the attenuation of
Aa = 0.065, which follows the amplifier. Note that the
differential input impedance of the ADC is 6.6 kΩ. There-
fore, we assume here that the impedance observed at the
primary coil is high enough to cause negligible voltage
drop of the injected signal.
The SNR of the used ADC is 74 dBFS [24],
what results in equivalent noise voltage of
Fig. 10. Distribution of 14-bit output signal of imple-
mented noise generator (thin solid line) and Gaussian dis-
tribution with σ2 = 1.797e6 (thick dotted line).
UADCnoise = 8.113e−5 Vrms at the transformer’s pri-
mary coil. The dither signal is obtained from the signal
which takes the values of −1 and 1. This signal is filtered
by the filter whose gain in the stopband is Af , and then
attenuated by the factor Aa. So obtained signal is added
to UADCnoise, resulting in an increase of the noise level.
The increase of the noise level achieved within filter’s
stopband is equal to








The value of Af which results in the increase of system’s






10∆P/10 − 1 (15)
The amount of ∆P which can be tolerated depends on
the application at hand. For example, in spectral analy-
sis the raise of the noise floor of 3 dB is rarely a problem
because it can be compensated with the processing gain of
FFT, simply by doubling the number of samples being pro-
cessed. However, in a radio receiver, a large increase of the
noise floor is not tolerable because it decreases receiver’s
sensitivity. We targeted the value of ∆P = 1 dB. It results
in Af = 6.351e−4, that is, in the stopband attenuation of
63.9 dB.
The noise generator was implemented using circuit in
Fig. 6 with the adders operating with the word lengths of
S = 17 bits, output resolution of D = 14 bits, and the
length of the LFSR of L = 36 bits. Assuming the stopband
begins at the frequency ωs = 0.1π, the filter was designed
with the passband cutoff ωc = 0.044π. The required atten-
uation is obtained for the filter of the 75th order.
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Table 2. Complexity of proposed colored noise generator
and its comparison with existing white noise generators,
all implemented on Xilinx FPGA devices
Design this work this work Gutierrez [4] Cheung [5]
Device XC3S1500 XC6VLX240T XC5VLX110T XC4VLX100
Speed grade −4 −3 −3 −12
Precision 16 16 16 16
LUTs 1105 1105 421 832
Flip-Flops 1255 1255 - -
Multipliers 0 0 1 1
BRAMs 0 0 4 4
fmax, MHz 199 683 462 450
The set of quantized filter coefficients used in dither
generator is given in Table 1 and the corresponding mag-
nitude response is shown in Fig. 9. Note that the passband
attenuation of 3.1 dB is a consequence of the normaliza-
tion of maximum output value in (9) and (10). The value
of 63.9 dB is targeted as the lowest stopband attenuation.
However, the stopband attenuation is approximated with
ripple. Therefore, the noise floor is increased less than
1 dB within the major part of filter’s stopband. The ampli-
tude distribution obtained by the coefficients from Table 1
approximates Gaussian as shown in Fig. 10.
In the above design we assumed that the noise level
within the band of interest is not increased by truncating
the generator’s output to the word length of D = 14 bits.
It is correct because the noise introduced by 14-bit quanti-
zation is negligible compared to the noise generated within
the filter’s stopband. The use of the word length of 14
bits is therefore more than sufficient. However, a high-
performance DAC is chosen because of its high linearity.
Namely, if the linearity of the DAC is not sufficiently high,
the components from the dither band produce spurs which
might fall into the band of interest and additionally in-
crease the noise floor. In our case this effect is not en-
countered because the used DAC has the SFDR which is
in dither band higher than 70 dBc.
The proposed generator is able to generate noise with
arbitrary shape of power spectral density, depending on the
used filter. Furthermore, it can be easily modified to store
the filter coefficients in registers, thus changing the band
of interest while the system is operating. However, moving
the dither to high frequencies should be carefully consid-
ered because the SFDR of digital to analog converters gen-
erally decreases with approaching the Nyquist frequency.
Table 2 shows the resources occupied by the implemen-
tation of the described noise generator on Spartan-3 [26]
and Virtex-6 [28] FPGA devices. The results are given
for fully pipelined structure shown in Fig. 6. Note that
such a structure implements FIR filter which operates with
data clock equal to the systems clock. However, the price
Fig. 11. Spurious free dynamic range of high dynamic
system for digital processing of continuous-time signals,
measured without dither and with dither added in the band
|ω| < 0.1π.
is paid in a high number of flip-flops. For less demand-
ing applications, the structure without pipeline shown in
Fig. 3 might be used, which requires only 96 flip-flops.
Partial pipelining is also possible to achieve a compromise
between the operating speed and the complexity.
The last two columns in Table 2 show the implementa-
tion results of the noise generator presented in [4] and [5].
Clearly, these results are obtained for white-noise Gaus-
sian sources. However, we included them in the compari-
son to illustrate that color noise generators can also be im-
plemented with reasonable complexity and high operating
speed, which are comparable to those obtained by high-
performance white-noise generators.
6.3 Results
In this section we provide the results of measurements
which we performed to verify the suitability of the de-
scribed noise generator for mitigation of the effects of non-
linearities in analog to digital converters. In these mea-
surements the input attenuator was not used to avoid the
influence of its nonlinearity.
The measurements were carried out using a sine input
signal with the frequency of 4 MHz and spurious compo-
nents below 96 dBc. Its level varied from −1 dBFS to
−46 dBFS with the step of 0.5 dB. The analysis was per-
formed in the frequency domain, using the FFT with 4 mil-
lion points. Keeping in mind the ADC’s SNR is 74 dB,
such an FFT length allows the estimation of the level of
the harmonic components down to −120 dBFS. The rect-
angular window was used, and the interpolation with factor
10 was applied to decrease the scalloping loss.
Fig. 11 shows the spurious free dynamic range of the
described system obtained with and without dither. The
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Fig. 12. Magnitude spectrum of signal sampled without
dither.
SFDR obtained without dither decreases rapidly with the
decrease of the input signal. If dither is added, the SFDR
is improved. The improvement is significant for signals
whose level is less than the dither level. It is acceptable
because the SFDR is already high for the signals approach-
ing ADC’s full scale. Improvement in SFDR generally in-
creases with the decrease of input signal and exceeds 25 dB
for the signals around −45 dBFS. Further increase is ex-
pected for smaller signals. However, such a case is rarely
interesting in practice.
Fig. 12 and Fig. 13 show the magnitude spectrum of the
signal with the level of−46 dBFS, sampled with and with-
out dither. It is clear from the figures that the dither spreads
the spurs along the entire Nyquist band, thus increasing the
SFDR.
7 CONCLUSION
Colored noise with approximately Gaussian distribu-
tion can be efficiently generated by filtering of 1-bit ran-
dom signal. A generator was presented which has a simple
structure, containing no general-purpose multipliers and
no memories. The structure can be easily pipelined result-
ing in a high-speed implementation.
The presented generator is suitable for applications in
which colored noise is required with arbitrary power spec-
tral density, as for example in generators of dither signals.
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